


























NET NAMING

Internet positions are named for what they are

Qualif. vPb0 nodes at that IC pin e.g. VDC0_VPb0

Resistor: R0 independent of a series path e.g. P0B0_R0

Resistor: r0000 independent of a series path e.g. P0B0_r0000

all others are explicit design notes

series names are another sheet e.g. series r0000 ONLY at the

named connections/labels (from INTERMEDIATE LINKS, design basis)

ASB-0 SAFETY CONCEPT + DC-LINK DISCHARGE VERIFICATION

Safe state = 3-phase open (3S0 shown overvoltage) discharge via EDC R100 / R00 R000

1. Locking STOP/STOP (ASB-0) closed, no torque path

2. F0B0 OAR switching + inductor + F0B0 pin 000

3. F0B0 R0000, R0000 R0000, F0B0 + 3 pin open

4. F0B0 stop = 1.5 A/C (stop 000 stop 000)

5. F0B0 B0 + M00 (OR F0B0-000) (VDC gate power)

6. In test = 0.000 (probability torque path)

7. In test VDC sense vPb0 + 0.000, VDC sense

8. 0.000 per vPb0 (VDC cut 0.000, 0.000)

9. VDC, open = 0.000 (stop = torque off (P0))

10. DISCHARGE ...

RESISTOR 100 200 200 200 (R0 + R00) R0 + R00 V

ACTIVE G00 + 0.000 (R00 + R00) R0 + R00 V

E = 100 0.000 V - 10 0.000 (R00 + R00) 20000 V

VER000 R000 (R000, R0000 R0000 R0000 R0000)

R000: sense energy via the DISCHARGE BOARD (R000)